Happy New Year 2010

Wishing all the readers of dsplog.com a great year 2010 ! Its been a mixed year for dsplog. Some key milestones a) Crossing 1000 subscribers with 1100+ comments in March 2009 b) Crossing 100 posts with 2200 subscribers and 2600+ comments in October 2009 c) As I write this, we have 102 posts with 2603…

Read More

MIMO with MMSE SIC and optimal ordering

This post attempts to build further on the MIMO equalization schemes which we have discussed – (a) Minimum Mean Square Error (MMSE) equalization, (b) Zero Forcing equalization with Successive Interference Cancellation (ZF-SIC) and (c) ZF-SIC with optimal ordering. We have learned that successive interference cancellation with optimal ordering improves the performance with Zero Forcing equalization….

Read More

Transmit beamforming

In this post lets discuss a closed-loop transmit diversity scheme, where the transmitter has the knowledge of the channel. As there is a feedback path required from the receiver, to communicate the channel seen by the receiver to the transmitter, the scheme is called closed-loop transmit diversity scheme. Recall that the transmit diversity using Space…

Read More

GATE-2012 ECE Q13 (circuits)

Question 13 on analog electronics from GATE (Graduate Aptitude Test in Engineering) 2012 Electronics and Communication Engineering paper. Q13. The diodes and the capacitors in the circuit shown are ideal. The voltage  across the diode  is (A)  (B)   (C)  (D) Solution The first half of the circuit is a negative clamper circuit and the second half…

Read More

Stochastic Gradient Descent

For curve fitting using linear regression, there exists a minor variant of Batch Gradient Descent algorithm, called Stochastic Gradient Descent. In the Batch Gradient Descent, the parameter vector  is updated as, . (loop over all elements of training set in one iteration) For Stochastic Gradient Descent, the vector gets updated as, at each iteration the…

Read More

GATE-2012 ECE Q7 (digital)

Question 7 on digital from GATE (Graduate Aptitude Test in Engineering) 2012 Electronics and Communication Engineering paper. Q7. The output Y of a 2-bit comparator is logic 1 whenever the 2 bit input A is greater than 2 bit input B. The number of combinations for which output is logic 1 is (A) 4 (B)…

Read More