GATE-2012 ECE Q47 (math)

Question 47 on math from GATE (Graduate Aptitude Test in Engineering) 2012 Electronics and Communication Engineering paper. Q47. Given that and , the value of is (A)  (B)  (C)  (D)  Solution To answer this question, we need to refer to Cayley Hamilton Theorem. This is discussed briefly in Pages 310-311 of Introduction to Linear Algebra, Glibert Strang (buy…

Read More

MIMO with MMSE SIC and optimal ordering

This post attempts to build further on the MIMO equalization schemes which we have discussed – (a) Minimum Mean Square Error (MMSE) equalization, (b) Zero Forcing equalization with Successive Interference Cancellation (ZF-SIC) and (c) ZF-SIC with optimal ordering. We have learned that successive interference cancellation with optimal ordering improves the performance with Zero Forcing equalization….

Read More

MIMO with MMSE equalizer

In a previous post, we had discussed a 2×2 MIMO transmission using BPSK modulation in Rayleigh channel with a Zero Forcing equalizer. The simulated results with the 2×2 MIMO system  with zero forcing equalizer showed matching results as obtained in for a 1×1 system for BPSK modulation in Rayleigh channel. In this post, we will…

Read More

Migration to new template (skin)

Hi, Those visiting the blog might have noticed a fresh look to the dspLog. This new feel is thanks to the Thesis Magazine Skin provided by FourBlogger Skins. Click here to view more details. There some more tinkering required at some places. But, in general most of the settings are taken care. Hope you like…

Read More

Books

Happy holidays! 🙂 Wishing every one merry Christmas and a great year 2009 and beyond. I will list down some of the books which I have on my desk. They help me with the math and simulations Digital Communication: Third Edition, by John R. Barry, Edward A. Lee, David G. Messerschmitt

Read More

GATE-2012 ECE Q13 (circuits)

Question 13 on analog electronics from GATE (Graduate Aptitude Test in Engineering) 2012 Electronics and Communication Engineering paper. Q13. The diodes and the capacitors in the circuit shown are ideal. The voltage  across the diode  is (A)  (B)   (C)  (D) Solution The first half of the circuit is a negative clamper circuit and the second half…

Read More

Bit Error Rate (BER) for frequency shift keying with coherent demodulation

Following the request by Siti Naimah, this post discuss the bit error probability for coherent demodulation of binary Frequency Shift Keying (BFSK) along with a small Matlab code snippet. Using the definition provided in Sec 4.4.4 of [DIG-COMM-SKLAR]), in binary Frequency shift keying (BFSK), the bits 0’s and 1’s are represented by signals and having…

Read More